Integrated Power Consumption Modeling for Low-Power Electronic Design

Manju Babu
Assistant Professor, College of Applied Science (IHRD), Kaduthuruthy, Kerala, India
Orcid-ID: 0009-0000-3690-9898; E-mail: manjubabu4554@gmail.com

Area/Section: Electronics.
Type of Paper: Conceptual and Analytical Research.
Number of Peer Reviews: Two.
Type of Review: Peer Reviewed as per |C|O|P|E| guidance.
Indexed in: OpenAIRE.
DOI: https://doi.org/10.5281/zenodo.18598155
Google Scholar Citation: PIJBAS

How to Cite this Paper:
Babu, M., (2025). Integrated Power Consumption Modeling for Low-Power Electronic Design. *Poornaprajna International Journal of Basic & Applied Sciences (PIJBAS)*, *2*(2), 90-99. DOI: https://doi.org/10.5281/zenodo.18598155

Poornaprajna International Journal of Basic & Applied Sciences (PIJBAS)
A Refereed International Journal of Poornaprajna Publication, India.
ISSN: 3107-8478

Crossref DOI: https://doi.org/10.64818/PIJBAS.3107.8478.0016

Received on: 04/12/2025
Published on: 30/12/2025

Integrated Power Consumption Modeling for Low-Power Electronic Design

Manju Babu
Assistant Professor, College of Applied Science (IHRD), Kaduthuruthy, Kerala, India
Orcid-ID: 0009-0000-3690-9898; E-mail: manjubabu4554@gmail.com

ABSTRACT

Purpose: *The purpose of this study is to analyze power consumption mechanisms in digital circuits and to broaden an integrated energy consumption model that captures dynamic, static (leakage), and short-circuit power dissipation. The study aims to evaluate the effectiveness of key low-electricity layout strategies in improving energy efficiency while maintaining acceptable performance in contemporary digital systems.*
Design/Methodology/Approach: *This study adopts an analytical and model-based research approach. Established theoretical fashions of dynamic, static, and brief-circuit electricity consumption are examined and incorporated right into a unified energy intake framework. The researcher similarly critiques and evaluates low-energy layout strategies, which include voltage scaling, electricity gating, clock gating, transistor-stage optimization, and the usage of electricity-efficient components, via comparative analysis and alertness-orientated evaluation.*
Findings/Result: *The findings imply that overall electricity consumption in electronic circuits is strongly influenced by supply voltage, switching activity, leakage currents, and signal transition traits. The integrated energy model demonstrates that coordinated application of more than one low-electricity techniques achieves more significant electricity reduction than isolated methods. The effects additionally screen that energy-efficient design is mainly critical in applications such as IoT structures, wearable and biomedical gadgets, renewable strength systems, and facts centers, where energy constraints and thermal boundaries are dominant.*
Originality/value: *This study contributes to the existing literature with the aid of providing a consolidated and integrated power consumption model alongside a dependent evaluation of low-power design strategies. It offers a clear conceptual framework for energy-aware digital design and offers practical insights for designers and researchers aiming to expand sustainable, high-performance, and power-efficient digital structures.*
Paper Type: *Conceptual and Analytical Research Paper*
Keywords: Low-power electronic design, power consumption modeling, energy-efficient circuits, IoT and embedded applications

1. INTRODUCTION :

Electronics has become an critical a part of modern-day life, influencing nearly every region together with communication, healthcare, transportation, education, defense, and industrial automation. The speedy penetration of electronic structures into everyday sports has transformed how societies feature, permitting quicker communication, sensible decision-making, and automation of complex strategies. The widespread adoption of digital devices such as smartphones, laptops, smart home equipment, embedded control systems, and cyber-physical systems has, but, caused a dramatic increase in worldwide energy consumption. As digital systems continue to evolve closer to higher ranges of integration and functionality, managing energy consumption has emerged as one of the maximum important challenges in digital engineering.
Traditionally, electronic circuit layout centered often on attaining higher working velocity, stepped forward functionality, improved reliability, and decreased manufacturing cost. Overall performance-centric metrics together with throughput, latency, and place efficiency dominated layout considerations, in particular in the era of desktop computing and wired systems. Energy consumption was regularly treated as a secondary constraint in place of a primary design goal. But, this layout philosophy has come to be increasingly inadequate with the emergence of battery-operated, transportable, and electricity-

constrained electronic structures. In such programs, strength efficiency without delay determines device usability, operational lifetime, and user enjoy.

Excessive strength intake in electronic circuits has numerous detrimental outcomes. High energy dissipation reduces battery life in portable devices, will increase operational charges in massive-scale systems which includes facts centers, and ends in immoderate heat generation. Thermal results not only degrade overall performance however additionally boost up device aging, increase failure rates, and necessitate complicated cooling mechanisms (Hanif et al. (2018). [1]). As transistor dimensions continue to scale into deep submicron and nanometer regimes, energy density has come to be a major proscribing thing, frequently called the "power wall" in included circuit layout.

Energy-green electronic circuit's intention to reduce power intake whilst preserving favored performance, reliability, and purposeful correctness. Low-energy design strategies are now fundamental throughout a extensive spectrum of programs ranging from consumer electronics and embedded systems to excessive-performance computing systems and cloud infrastructure (Lee (2013). [2]). Similarly to technical considerations, energy efficiency has gained prominence due to growing environmental worries. Lowering energy consumption in digital systems contributes immediately to sustainability with the aid of decreasing carbon emissions, keeping natural assets, and supporting worldwide efforts towards environmentally responsible technological improvement.

In this context, low-electricity digital design has advanced right into a multidisciplinary studies place encompassing tool physics, circuit layout, pc structure, and system-stage optimization. Modern tactics emphasize holistic design methodologies that deal with electricity dissipation at multiple abstraction levels as opposed to relying on remote optimization techniques. Such included techniques are important for achieving meaningful and scalable power savings in complicated digital systems.

This research paper aims to provide a complete and technically rigorous evaluation of electricity-green digital circuits through analyzing the essential sources of electricity dissipation and critically reviewing established as well as emerging low-power design strategies. The study highlights the need of adopting a holistic, energy-conscious design method to achieve sustainable, reliable, and high-overall performance digital structures suitable for present and future technological needs.

2. SIGNIFICANCE OF THE STUDY :

The significance of electricity-green electronics has increased appreciably due to a convergence of technological advancement and urgent societal needs. One of the maximum influential factors riding this significance is the fast proliferation of transportable and wireless digital gadgets. Smartphone's, tablets, wearable electronics, and internet of things (IoT) sensor nodes perform predominantly on limited battery sources. In such strength-confined environments, power efficiency immediately determines device autonomy, usability, and reliability. Consequently, the capacity to layout low-power digital circuits has grown to be a critical requirement rather than a non-compulsory enhancement.

Some other fundamental factor underscoring the importance of this study is the developing complexity and integration density of modern included circuits. As predicted by Moore's law, transistor counts on a single chip continue to increase, resulting in higher power density and intensified thermal demanding situations (Krishnan et al. (2007). [3]). Excessive heat generation adversely impacts circuit overall performance, accelerates tool degradation, and necessitates sophisticated cooling mechanisms, thereby growing gadget price and design complexity. Addressing electricity dissipation at the layout stage is therefore important for ensuring long-term reliability and scalability of electronic structures.

From a broader angle, global concerns associated with weather alternate, energy shortage, and environmental sustainability have amplified the need to reduce electricity intake throughout all sectors, together with electronics. Digital devices collectively contribute extensively to worldwide energy call for, particularly through large-scale infrastructures together with facts facilities and communication networks (Annapareddy et al. (2022). [4]). Governments and regulatory agencies worldwide are selling energy-efficient technology through standards, policies, and incentive frameworks, in addition highlighting the relevance of low-power electronic design.

Energy-efficient electronics offer extensive blessings not handiest to give up customers however additionally to industries and society at massive. Decreased power intake results in prolonged battery existence, lower operational and upkeep prices, advanced device reliability, and faded environmental impact (Hossain et al. (2019 [5]). In this context, the prevailing examine is widespread because it affords

a comprehensive expertise of strength dissipation mechanisms and systematically analyzes low-energy design strategies relevant throughout numerous digital programs.
Therefore, this research contributes to the field of electronics engineering by reinforcing the importance of electricity-aware design methodologies and via offering insights that are treasured to researchers, academicians, and practicing engineers engaged inside the development of sustainable and high-performance electronic systems.

3. STATEMENT OF THE PROBLEM :

Rapid improvements in digital systems, embedded gadgets, and smart technology have significantly multiplied the complexity, density, and overall performance expectations of contemporary digital components. However, those advancements have also added continual demanding situations related to reliability, strength performance, thermal management, signal integrity, and lengthy-term operational balance. in lots of actual-world packages—which include business automation, healthcare electronics, communication systems, and IoT-based structures—electronic systems frequently function below non-ideal conditions, inclusive of fluctuating loads, environmental strain, and useful resource constraints. Current layout and assessment approaches often emphasize overall performance optimization while inadequately addressing integrated reliability and sustainability considerations, leading to premature failures, increased preservation expenses, and decreased machine lifespan.
Moreover, there exists a great research gap in systematically analyzing and modeling those challenges using interdisciplinary and application-orientated frameworks that align with contemporary technological demands. While previous studies have explored isolated factors including energy optimization or fault tolerance, comprehensive processes that holistically combine layout performance, operational reliability, and sustainability metrics remain restricted. This loss of unified analytical models restricts the practical applicability of studies results and hinders the development of robust digital structures capable of meeting each overall performance and long-term reliability necessities. Therefore, there is a crucial need for structured investigation and established methodologies that address these interconnected demanding situations within modern electronic engineering programs.

4. REVIEW OF LITERATURE :

A significant frame of studies has examined low-power digital design as a critical factor of modern-day integrated circuit and system development. Early foundational research often focused on lowering dynamic strength consumption in CMOS circuits, which results from the charging and discharging of load capacitances for the duration of switching hobby. (Chandrakasan, Sheng, and Brodersen (1992). [6]) established the essential relationship between supply voltage, running frequency, and electricity dissipation, demonstrating that supply voltage scaling is one of the only strategies for minimizing dynamic electricity intake. In addition, elaboration through (Chandrakasan and Brodersen (1995). [7]) provided a complete framework for low-power digital CMOS layout, forming the theoretical foundation for energy-conscious circuit optimization.
As semiconductor technology advanced into deep submicron and nanometer regimes, leakage electricity intake emerged as a dominant venture in electronic circuit design. (Nikolic (2008). [8]) highlighted that era scaling, even as improving performance and integration density, drastically improved leakage currents because of decreased threshold voltages and thinner gate oxides. Subsequent studies identified sub threshold leakage, gate oxide tunneling, and junction leakage as major contributors to static electricity dissipation. To address these demanding situations, Roy, Mukhopadhyay, and Mahmoodi-Meimand (2003) [9] proposed numerous leakage reduction techniques, together with multi-threshold CMOS (MTCMOS) and power gating, which efficiently reduce standby power at some point of idle operation.
In addition to leakage reduction, researchers explored techniques to reduce unnecessary switching activity in synchronous digital structures. Benini and De Micheli (2000) [10] confirmed that clock gating is a noticeably effective method for decreasing dynamic electricity intake with the aid of disabling clock indicators to inactive circuit blocks. This method has given that come to be a well-known practice in low-electricity VLSI and gadget-on-chip (SoC) designs. Collectively, these circuit-level techniques substantially contributed to decreasing basic strength dissipation in digital electronic systems.

More recent studies have emphasized gadget-level power optimization, spotting that remoted circuit-stage solutions are insufficient for managing strength consumption in complex digital systems. Dynamic voltage and frequency scaling (DVFS) has emerged as a extensively adopted technique for balancing overall performance and electricity efficiency primarily based on workload variations. Weiser et al. (1994) [11] and later studies established that DVFS enables significant energy savings by way of dynamically adjusting operating parameters without degrading gadget functionality. This approach has been substantially applied in microprocessors, embedded systems, and cellular computing systems.

The literature similarly highlights the developing significance of power-efficient electronics in emerging utility domains along with the internet of things (IoT), wi-fi sensor networks, biomedical gadgets, and renewable power structures. Rabaey et al. (2002) [12] emphasized that power constraints in those programs necessitate ultra-low-strength operation to make sure lengthy-term reliability and self-sustaining capability. Similarly, Kim et al. (2014) [13] mentioned that electricity-efficient circuit design is vital for extending device lifetime and reducing maintenance requirements in massive-scale sensor deployments.

overall, existing research honestly exhibit that low-power electronic design is a multidimensional mission, requiring coordinated answers at the device, circuit, architectural, and machine ranges. No matter significant improvements, the growing complexity of contemporary digital systems and the developing demand for sustainable technology suggest the need for continued research into scalable and holistic energy-efficient design methodologies.

5. OBJECTIVE OF THE STUDY :

(1) To study the fundamental sources of power consumption in electronic circuits.
(2) To analyze major low-power design techniques and evaluate their effectiveness, advantages, and limitations in achieving energy efficiency.

6. RESEARCH METHODOLOGY :

The present study adopts a descriptive and analytical research methodology based completely on secondary data resources. Relevant records have been systematically accrued from well-known textbooks, peer-reviewed worldwide journals, conference proceedings, and technical reviews associated with low-strength and strength-efficient digital circuit design. These assets offer a strong theoretical and empirical basis for understanding power optimization techniques in cutting-edge electronic structures.

The gathered facts were critically analyzed to perceive major power reduction strategies and to evaluate their effectiveness in different design scenarios. A comparative analytical technique turned into hired using parameters which include energy savings, design complexity, implementation cost, overall performance effect, and realistic applicability. Similarly, a conceptual assessment framework was used to observe how multiple low-energy design techniques can be incorporated throughout numerous design tiers to achieve most efficient strength efficiency in electronic circuits.

7. INTEGRATED POWER CONSUMPTION MODELS IN ELECTRONIC CIRCUITS :

The total power consumption of an electronic circuit can be explained as the total of dynamic power, static (leakage) power, and short-circuit power. This integrated model provides a comprehensive representation of power dissipation mechanisms in modern digital circuits.

$$P_{total} = P_{dynamic} + P_{static} + P_{short\text{-}circuit}$$

7.1 Dynamic Power Model:

Dynamic power consumption results from the charging and discharging of capacitive loads during logic transitions (Dickinson, A. G., & Denker, J. S.,2002 [14]). It can be mathematically modeled as:

$$P_{dynamic} = \alpha C_{eff} V^2_{DD} f$$

Where:
α = switching activity factor,
C_{eff} = effective load capacitance,
V_{DD} = supply voltage
f =operating frequency.

This model indicates that dynamic power scales quadratically with supply voltage and linearly with switching frequency, making voltage scaling an effective technique for power reduction.

7.2 Static Power Model:

Static power consumption arises due to leakage currents even when the circuit is in a non-switching state (Rastogi et al., 2007 [15]). It is expressed as:

$$P_{static} = I_{leakage} V_{DD}$$

Where $I_{leakage}$ represents the aggregate leakage current, including sub threshold leakage, gate oxide leakage, and junction leakage. As transistor dimensions shrink, leakage currents increase exponentially, significantly impacting total power dissipation (Taur (2002). [16]).

7.3 Short-Circuit Power Model:

Short-circuit power consumption occurs during signal transitions when both pull-up and pull-down transistors conduct simultaneously (Kabirpour & Jalali (2018 [17]). It can be approximated as:

$$P_{short\text{-}circuit} = I_{SC} V_{DD}$$

Where I_{SC} is the average short-circuit current during switching. Although typically smaller than dynamic power, it becomes significant in high-speed circuits with slow input rise and fall times.

7.4 Integrated Power Consumption Equation:

By combining all power components, the total power consumption of the circuit is expressed as:

$$P_{total} = \alpha C_{eff} V^2_{DD} f + I_{leakage} V_{DD}) + I_{SC} V_{DD}$$

This integrated formulation highlights the dependence of total power consumption on voltage scaling, switching activity, leakage mechanisms, and signal transition characteristics, providing a robust framework for power-aware circuit design.

8. LOW-POWER DESIGN TECHNIQUES :

Low-power design techniques are vital for decreasing the energy usage while maintaining acceptable performance in modern electronic systems. With increasing transistor density and operating frequencies, power dissipation has become a primary design constraint in integrated circuits, necessitating the adoption of efficient power management strategies (Pedram, 1996 [18]).

8.1 Voltage Scaling:

Voltage scaling involves reducing the supply voltage to reduce overall power consumption. Since dynamic power consumption is proportional to the square of the supply voltage, even modest voltage reductions can lead to substantial power savings (Zhai et al. (2005). [19]). However, aggressive voltage scaling may degrade circuit speed and noise margins, requiring careful optimization to balance performance and reliability.

8.2 Power Gating:

Power gating is an effective tool for reducing static (leakage) power by means of disconnecting idle circuit blocks from the power delivery system using sleep transistors. This approach significantly minimizes leakage currents during inactive periods and is widely hired in modern processors and system-on-chip (SoC) architectures (Mutoh et al. (19950. [20]; Kao et al. (2002). [21]).

8.3 Clock Gating:

Clock gating reduces dynamic energy consumption by way of preventing clock alerts from reaching inactive quantities of a circuit. Since clock networks contribute notably to standard switching interest, disabling needless clock transitions gives a easy yet enormously effective approach for power reduction in synchronous virtual systems (Vuillod et al. (1996). [22]).

8.4 Transistor-Level Optimization:

Transistor-stage optimization focuses on suitable transistor sizing and threshold voltage choice to reduce power dissipation without significantly affecting performance. Multi-threshold CMOS (MTCMOS) techniques allow designers to utilize high-threshold transistors in non-important paths to lessen leakage power while using low-threshold transistors in performance-critical paths (Anis et al. (2003). [23]).

8.5 Use of Energy-Efficient Components:

The choice of energy-efficient additives, such as low-electricity integrated circuits, high-performance voltage regulators, and optimized passive components, performs a critical position in reaching device-stage electricity efficiency. Issue-stage optimization complements circuit- and structure-stage electricity reduction techniques, contributing to sustainable and electricity-aware digital system design (Al-Zahrani (2009). [24]).

9. APPLICATIONS OF ENERGY-EFFICIENT ELECTRONICS :

The findings of this study emphasize the significance of electricity-efficient digital circuit layout throughout multiple utility domains. The proposed included electricity consumption models and low-energy design strategies demonstrate large realistic relevance in improving operational performance, system toughness, and sustainability.

In internet of things (IoT) structures, energy-efficient circuit design permits lengthy-time period operation of sensor nodes powered by way of limited strength resources inclusive of batteries and electricity-harvesting devices. Strategies including voltage scaling, clock gating, and electricity gating are especially powerful in extending network lifetime and lowering preservation requirements, that's vital for massive-scale IoT deployments (Mesmoudi et al. (2020). [25]).

In wearable and biomedical devices, energy efficiency directly impacts device reliability, thermal safety, and user comfort. Low-electricity circuit layout helps continuous fitness tracking at the same time as minimizing heat dissipation and permitting compact device shape factors. Leakage power discount and transistor-level optimization are especially beneficial in implantable and wearable medical electronics (Yuce (2010) [26]; Rabaey et al. (2011). [27]).

In renewable power structures, energy-efficient power digital circuits play a vital position in enhancing electricity conversion efficiency and decreasing losses during power conditioning and manage processes. the usage of low-electricity manipulate circuitry and optimized switching techniques enhances the overall performance of solar inverters, wind strength structures, and strength garage interfaces, contributing to sustainable power usage (Erickson & Maksimović (2001). [28]; Blaabjerg et al. (2006). [29]).

In records centers and excessive-performance computing structures, the study highlights the role of electricity-green electronics in reducing operational costs and environmental effect. Power-aware circuit and device-degree design strategies appreciably decrease usual energy consumption and thermal strain, leading to decreased cooling requirements and progressed scalability (Barroso & Hölzle (2007). [30]; Koomey (2011). [31]).

Overall, the results verify that energy-efficient electronic layout methodologies have large applicability throughout diverse technological domain names. With the aid of addressing electricity dissipation at circuit, architectural, and device degrees, the proposed approaches offer a scalable framework for attaining sustainable and excessive-performance digital systems.

10. CHALLENGES IN LOW-POWER ELECTRONIC DESIGN :

Despite giant improvements in low-electricity design methodologies, numerous demanding situations retain to limit the widespread and optimal adoption of strength-efficient electronic systems. The findings of this research paper indicate that decreasing electricity consumption regularly involves complicated trade-offs amongst performance, cost, reliability, and layout complexity.

One of the primary challenges is the performance–power exchange-off. Techniques together with voltage scaling and energy gating successfully reduce electricity dissipation but may result in multiplied propagation delays, reduced running frequency, and degraded noise margins. Achieving a top-rated stability between energy efficiency and performance stays a critical design problem, specifically in excessive-velocity and actual-time applications.

Another fundamental task lies in leakage energy control in deep-submicron technology. As transistor dimensions keep to reduce, leakage currents growth exponentially, making static energy a dominant element of general energy intake. Even as strategies consisting of multi-threshold CMOS and power gating help mitigate leakage, they introduce extra design overhead and manage complexity.

Design complexity and cost additionally pose considerable demanding situations in low-strength electronic design. Incorporating superior power management strategies frequently requires additional circuitry, along with sleep transistors, clock-gating logic, and strength control devices, which will increase silicon area and design attempt. Those elements can boost manufacturing costs and complicate verification processes.

Correct energy estimation and verification represent some other important venture. Current digital structures exhibit tremendously dynamic conduct, making it difficult to precisely version strength consumption across special running modes and workloads. Variations in technique, voltage, and temperature further complicate power evaluation, growing the risk of discrepancies among estimated and actual electricity consumption.

Finally, gadget-level integration of low-power techniques stays tough, especially in heterogeneous structures combining digital, analog, and electricity digital components. Coordinating electricity control throughout multiple subsystems while preserving practical correctness and reliability requires state-of-the-art design and validation strategies. Usually, those demanding situations highlight the need for holistic, multi-stage design methods that combine circuit-level optimization with architectural and device-level power control to acquire truly electricity-green digital structures.

11. CONCLUSION :

This study presents a comprehensive analytical evaluation of energy-efficient digital circuit layout by means of systematically exploring the fundamental sources of energy dissipation and comparing established low-energy layout strategies. By integrating dynamic, static, and short-circuit strength models, the studies offer a unified framework for understanding power consumption conduct in contemporary electronic circuits. The findings highlight that techniques which includes voltage scaling, power gating, clock gating, and transistor-level optimization are highly effective in reducing strength consumption whilst applied in a coordinated and holistic way. The analysis in addition demonstrates that energy-aware layout is now not a secondary consideration however a critical requirement for ensuring performance, reliability, and sustainability in present day electronic systems.

Furthermore, the study establishes the wide applicability of energy-green digital design throughout various domains, inclusive of IoT systems, biomedical and wearable gadgets, renewable energy applications, and statistics centers. While the advantages of low-power design are giant, the research also identifies key challenges consisting of overall performance–power trade-offs, leakage energy management, elevated layout complexity, and accurate power estimation in highly integrated systems. These challenges underscore the need for multi-stage and interdisciplinary layout approaches that combine circuit-degree optimization with architectural and machine-level electricity management strategies. Overall, the study contributes valuable insights that support the improvement of sustainable, reliable, and excessive-performance digital systems, and it affords a strong basis for future studies into scalable and adaptive power-efficient layout methodologies.

REFERENCES :

[1] Hanif, A., Yu, Y., DeVoto, D., & Khan, F. (2018). A comprehensive review toward the state-of-the-art in failure and lifetime predictions of power electronic devices. IEEE Transactions on Power Electronics, 34(5), 4729-4746. Google Scholar↗

[2] Lee, K. S., Lee, J., & Lee, J. S. (2013). Low-energy design methods and its implementation in architectural practice: Strategies for energy-efficient housing of various densities in temperate climates. Journal of Green Building, 8(4), 164-183. Google Scholar↗

[3] Krishnan, S., Garimella, S. V., Chrysler, G. M., & Mahajan, R. V. (2007). Towards a thermal Moore's law. IEEE Transactions on advanced packaging, 30(3), 462-474. Google Scholar↗

[4] Annapareddy, V. N., Preethish Nandan, B., Kommaragiri, V. B., Gadi, A. L., & Kalisetty, S. (2022). Emerging Technologies in Smart Computing, Sustainable Energy, and Next-Generation Mobility: Enhancing Digital Infrastructure, Secure Networks, and Intelligent Manufacturing. Venkata

Bhardwaj and Gadi, Anil Lokesh and Kalisetty, Srinivas, Emerging Technologies in Smart Computing, Sustainable Energy, and Next-Generation Mobility: Enhancing Digital Infrastructure, Secure Networks, and Intelligent Manufacturing. Google Scholar↗

[5] Hossain, E., Murtaugh, D., Mody, J., Faruque, H. M. R., Sunny, M. S. H., & Mohammad, N. (2019). A comprehensive review on second-life batteries: Current state, manufacturing considerations, applications, impacts, barriers & potential solutions, business strategies, and policies. Ieee Access, 7, 73215-73252. Google Scholar↗

[6] Chandrakasan, A. P., Sheng, S., & Brodersen, R. W. (1992). Low-power CMOS digital design. IEICE Transactions on Electronics, 75(4), 371-382. Google Scholar↗

[7] Chandrakasan, A. P., & Brodersen, R. W. (1995). Computer Aided Design Tools. In Low Power Digital CMOS Design (pp. 259-308). Boston, MA: Springer US. Google Scholar↗

[8] Nikolic, B. (2008). Design in the power-limited scaling regime. IEEE transactions on Electron Devices, 55(1), 71-83. Google Scholar↗

[9] Roy, Kaushik, Hamid Mahmoodi-Meimand, and Saibal Mukhopadhyay. "Leakage control for deep-submicron circuits." In VLSI Circuits and Systems, vol. 5117, pp. 135-146. SPIE, 2003. Google Scholar↗

[10] Benini, L., & Micheli, G. D. (2000). System-level power optimization: techniques and tools. ACM Transactions on Design Automation of Electronic Systems (TODAES), 5(2), 115-192. Google Scholar↗

[11] Weiser, M., De Miera, E. V. S., Kentros, C., Moreno, H., Franzen, L., Hillman, D.,& Rudy, B. (1994). Differential expression of Shaw-related K+ channels in the rat central nervous system. Journal of Neuroscience, 14(3), 949-972. Google Scholar↗

[12] Rabaey, C. S. J., & Langendoen, K. (2002,). Robust positioning algorithms for distributed ad-hoc wireless sensor networks. In USENIX technical annual conference (pp. 317-327). Google Scholar↗

[13] Kim, S., Kim, D., Cho, S. W., Kim, J., & Kim, J. S. (2014). Highly efficient RNA-guided genome editing in human cells via delivery of purified Cas9 ribonucleoproteins. Genome research, 24(6), 1012-1019. Google Scholar↗

[14] Dickinson, A. G., & Denker, J. S. (2002). Adiabatic dynamic logic. IEEE Journal of Solid-State Circuits, 30(3), 311-315. Google Scholar↗

[15] Rastogi, A., Ganeshpure, K., & Kundu, S. (2007). A study on impact of leakage current on dynamic power. In 2007 IEEE International Symposium on Circuits and Systems (ISCAS) (pp. 1069-1072). Google Scholar↗

[16] Taur, Y. (2002). The incredible shrinking transistor. Ieee Spectrum, 36(7), 25-29. Google Scholar↗

[17] Kabirpour, S., & Jalali, M. (2018). A low-power and high-speed voltage level shifter based on a regulated cross-coupled pull-up network. IEEE Transactions on Circuits and Systems II: Express Briefs, 66(6), 909-913. Google Scholar↗

[18] Pedram, M. (1996). Power minimization in IC design: Principles and applications. ACM Transactions on Design Automation of Electronic Systems (TODAES), 1(1), 3-56. Google Scholar↗

[19] Zhai, B., Blaauw, D., Sylvester, D., & Flautner, K. (2005). The limit of dynamic voltage scaling and insomniac dynamic voltage scaling. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(11), 1239-1252. Google Scholar↗

[20] Mutoh, T., Tokuda, A., Miyadai, T., Hamaguchi, M., & Fujiki, N. (1995). Ganglioside GM1 binds to the Trk protein and regulates receptor function. Proceedings of the National Academy of Sciences, 92(11), 5087-5091. Google Scholar↗

[21] Kao, J., Narendra, S., & Chandrakasan, A. (2002,). Subthreshold leakage modeling and reduction techniques. In Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design (pp. 141-148). Google Scholar↗

[22] Vuillod, P., Benini, L., Bogliolo, A., & De Micheli, G. (1996, August). Clock-skew optimization for peak current reduction. In Proceedings of 1996 International Symposium on Low Power Electronics and Design (pp. 265-270). Google Scholar↗

[23] Anis, M., Areibi, S., & Elmasry, M. (2003). Design and optimization of multithreshold CMOS (MTCMOS) circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(10), 1324-1342. Google Scholar↗

[24] Al-Zahrani, A. (2009). Design and analysis of Multi-Threshold CMOS (MTCMOS) techniques in synchronous and asynchronous digital designs. University of Arkansas. Google Scholar↗

[25] Mesmoudi, Y., Lamnaour, M., El Khamlichi, Y., Tahiri, A., Touhafi, A., & Braeken, A. (2020). A middleware based on service oriented architecture for heterogeneity issues within the internet of things (MSOAH-IoT). *Journal of King Saud University-Computer and Information Sciences*, *32*(10), 1108-1116. Google Scholar↗

[26] Yuce, M. R. (2010). Implementation of wireless body area networks for healthcare systems. *Sensors and Actuators A: Physical*, *162*(1), 116-129. Google Scholar↗

[27] Rabaey, K., Girguis, P., & Nielsen, L. K. (2011). Metabolic and practical considerations on microbial electrosynthesis. *Current opinion in biotechnology*, *22*(3), 371-377. Google Scholar↗

[28] Erickson, R. W., & Maksimović, D. (2001). Line-commutated rectifiers. In Fundamentals of Power Electronics (pp. 609-635). Boston, MA: Springer US. Google Scholar↗

[29] Blaabjerg, F., & Chen, Z. (2006). Power electronics for modern wind turbines. Morgan & Claypool Publishers. Google Scholar↗

[30] Barroso, L. A., & Hölzle, U. (2007). The case for energy-proportional computing. *Computer*, *40*(12), 33-37. Google Scholar↗

[31] Koomey, J. (2011). Growth in data center electricity use 2005 to 2010. A report by Analytical Press, completed at the request of The New York Times, 9(2011), 161. Google Scholar↗

****